

Atty. Docket No. OF03P107/US
Serial No: 10/627,300

Remarks

Applicant and his representatives wish to thank Examiner Malsawma for the thorough examination of the present application and the detailed explanations in the Office Action dated September 9, 2004.

The present invention relates to a method for forming short-channel transistors. In a key step, the presently claimed process forms a punch-stop layer on the substrate by ion implantation between second spacers and through a first oxide layer in an opening from which a residual sacrificial layer pattern was removed. Prior to removal of the residual sacrificial layer pattern, first spacers are on its side walls, an LDD ion-implant layer is in the semiconductor substrate at a location not masked by the residual sacrificial layer pattern, and a source/drain ion-implant layer is under the LDD ion-implant layer at a location not masked by the first spacers. After forming the punch-stop layer, the first oxide layer is removed, a gate insulation layer is formed, and a gate is formed on the gate insulation layer and the second spacers.

The primary reference cited against the originally-filed claims (Woerlee et al., U.S. Pat. No. 6,406,963 [hereinafter "Woerlee"]) neither discloses nor suggests ion implanting a punch stop layer between second spacers and through a first oxide layer that is subsequently removed. Thus, Woerlee cannot suggest forming a gate on such second spacers. The secondary references cited against the originally-filed claims (Wu, U.S. Pat. No. 5,856,226 [hereinafter "Wu '226"] and Yu et al., U.S. Pat. No. 6,180,468 [hereinafter "Yu et al. '468"]) fail to cure all of the salient deficiencies of Woerlee, and the references taken as a whole fail to provide sufficient reasons, motivation or suggestions to combine their disclosures in the manner necessary to arrive at the present invention. Consequently, the present claims are patentable over the cited references.

The Rejection of Claims 1-5 and 7 under 35 U.S.C. § 103(a)

The rejection of Claims 1-5 and 7 under 35 U.S.C. § 103(a) as being unpatentable over Woerlee in view of Wu '226 is respectfully traversed.

Atty. Docket No. OF03P107/US

Serial No: 10/627,300

Wocrlcc discloses a method of manufacturing a semiconductor device (Abstract, l. 1). The surface 2 of the semiconductor body 1 is provided with a layer 7 composed of, for example, silicon oxide, which is covered by a patterned layer 10 defining the area of a gate structure to be provided in a later stage of the process (col. 5, ll. 31-35, and FIG. 1). After applying the patterned layer 10, source/drain extensions 11 are formed on opposite sides of the patterned layer 10 by means of a self-aligned implantation of a relatively light dose of, for example, phosphorus or arsenic, using the patterned layer 10 together with the oxide field insulating regions 3 as a mask (col. 5, ll. 55-60, and FIG. 1). Subsequently, the patterned layer 10 is provided with sidewall spacers 13 (col. 5, ll. 64-67, and FIG. 2). After formation of the sidewall spacers 13, a highly-doped source zone 14 and a highly-doped drain zone 15 are formed on opposite sides of the sidewall spacers 13 by means of a self-aligned implantation of a heavier dose of, for example, phosphorus or arsenic, using the oxide field insulating regions 3 together with the patterned layer 10 and the sidewall spacers 13 as a mask (col. 5, l. 67 through col. 6, l. 7, and FIG. 2).

An etch stop layer 17 and a relatively thick dielectric layer 18 are applied in such a way that the thickness of the dielectric layer 18 next to the patterned layer 10 is substantially equally large or larger than the height of the patterned layer 10 (col. 6, ll. 12-19, and FIG. 3). Subsequently, the dielectric layer 18 is removed, for example, by chemical-mechanical polishing (CMP) over part of its thickness until the patterned layer 10 is exposed (col. 6, ll. 26-30, and FIG. 4). During the CMP treatment, the second sub-layer 9 will act as a stop layer (col. 6, ll. 30-32).

In a next step (FIG. 5), the second sub-layer 9 is removed selectively with respect to the dielectric layer 18 and the sidewall spacers 13, providing the dielectric layer 18 with a recess 19 in which the first sub-layer 8 is exposed (col. 6, ll. 33-42). Thereafter, the first sub-layer 8 and the layer 7 are removed in two separate etching steps, although the layer 7 may be preserved in the recess 19 and used as a gate dielectric of the transistor (col. 6, ll. 43-52; see also col. 10, ll. 3-6). The semiconductor body 1 is then provided with an impurity region 20 via the recess 19 at the area of the gate structure 21 into the semiconductor body 1 in a self-registered way by using

Atty. Docket No. OF03P107/US
Serial No: 10/627,300

the dielectric layer 18 as a mask. The impurity region 20 can be applied as a shallow region to suppress short-channel threshold-voltage reduction and/or a deeper region to suppress punch-through between the extended source zone 14,11 and the extended drain zone 15,11 (col. 6, ll. 53-63; see also col. 10, ll. 6-21).

Woerlee does not disclose or suggest ion implanting a punch stop layer between second spacers in a recess from which a residual sacrificial layer pattern (e.g., patterned layer 10) was removed. To the extent that Woerlee suggests implanting a punch stop layer through an oxide layer (see, e.g., col. 5, ll. 31-35, and col. 7, ll. 37-44), Woerlee teaches that such an oxide layer is used as the gate dielectric of the transistor (col. 6, ll. 50-52), and that, if it has a high dielectric constant, the high-temperature anneal associated with the punch stop ion implantation may degrade its dielectric properties (col. 7, ll. 44-49). Thus, Woerlee neither discloses nor suggests ion implanting a punch stop layer between second spacers and through a first oxide layer that is subsequently removed. As a necessary consequence, Woerlee cannot suggest forming a gate on second spacers that were formed where a residual sacrificial layer pattern was removed.

Wu '226 fails to cure the salient deficiencies of Woerlee with regard to the presently claimed invention. Although Wu '226 teaches forming a punchthrough stopping implant region 24 between first spacer structures 20 on the side wall of a hollow space 18 over a thin silicon oxide layer 12 by doping (like an ion implantation process; see col. 5, ll. 48-51 and 63-65, and FIG. 2), Wu '226 does not disclose, teach or suggest that such a punchthrough stopping implant region can be formed in a structure that already has spacers that were formed on side walls of a sacrificial layer pattern that was removed to form the "hollow space," an LDD ion-implant layer in the semiconductor substrate (at a location not masked by the sacrificial layer pattern), and a source/drain ion-implant layer under the LDD ion-implant layer (at a location not masked by the previously formed spacers).

There must be some reason, suggestion, or motivation found in the prior art whereby a person of ordinary skill in the field of the invention would make a claimed combination. That knowledge cannot come from the applicant's invention itself. *In re Oetiker*, 977 F.2d 1443, 1447; 24 U.S.P.Q.2d 1443 (Fed. Cir. 1992); citing *Diversitech Corp. v. Century Steps, Inc.*, 850

Atty. Docket No. OF03P107/US
Serial No: 10/627,300

F.2d 675, 678-79, 7 USPQ2d 1315, 1318 (Fed. Cir. 1988); *In re Geiger*, 815 F.2d 686, 687, 2 USPQ2d 1276, 1278 (Fed. Cir. 1987); *Interconnect Planning Corp. v. Feil*, 774 F.2d 1132, 1147, 227 U.S.P.Q. 543, 551 (Fed. Cir. 1985). In this case, Woerlee does not provide any reason, suggestion or motivation to form a punch stop implant layer through spacers as taught by Wu '226, nor does Wu '226 provide any reason, suggestion or motivation to form a punch stop implant layer by ion implantation between spacers in a substrate that already has LDD and source/drain implant layers therein. Thus, the cited references fail to provide any reason, suggestion, or motivation by which a person of ordinary skill in the field of the invention would make the combination of forming a punch stop implant layer through spacers in a substrate that already has LDD and source/drain implant layers therein, as presently claimed. Therefore, this ground of rejection is legally unsustainable, and should be withdrawn.

However, there may also be reasons understood by those of ordinary skill in the art not to form a punch stop implant layer through spacers in a substrate that already has LDD and source/drain implant layers therein. For example, ion implants generally require annealing for substrate crystal lattice repair and dopant activation (see, e.g., Wolf et al., "Silicon Processing for the VLSI Era," vol. 1 (2000), pp. 386-398, submitted herewith). However, annealing generally results in diffusion (i.e., migration) of dopant atoms by a complex process made even more complex by implantation damage (Wolf et al., pp. 396-7). Punch stop implants are known to be somewhat sensitive to a variety of factors, including implant depth, implant dose, applied electric field, and channel length (see, e.g., Wolf, "Silicon Processing for the VLSI Era," vol. 2 (1990), pp. 341-7, submitted herewith). However, source/drain implants generally require a "drive-in" annealing step that shortens the effective channel length due to lateral diffusion of implanted dopant atoms (see Wolf, vol. 2, pp. 333-4, submitted herewith). Thus, one of ordinary skill in the art recognize an advantage to conducting punch stop implantation after source/drain implantation, so that their thermal budgets (i.e., quantity of heat energy applied to the substrate during processing) do not appear as part of subsequent implantations (see, e.g., Yu et al. '468, col. 4, ll. 6-13).

Atty. Docket No. OF03P107/US
Serial No: 10/627,300

Neither Woerlee nor Wu '226 address this important consideration. One of ordinary skill may understand that Woerlee teaches formation of a relatively wide channel implant, due to the absence of spacers in the channel implant recess 19, perhaps because the LDD implants 11 and source/drain implants 14/15 are already formed (and quite possibly annealed) by the time channel impurity region 20 is formed. One of ordinary skill may also understand Wu '226 to teach a relatively wide punchthrough stopping implant region 24, even though the implant occurs between first spacer structures 20 in hollow space 18, because the subsequent formation of source/drain implants 42 and LDD implants 46 require extensive annealing (col. 8, ll. 7-13 and 44-48) that may cause the atoms in punchthrough stopping implant 24 to diffuse, or migrate, a long relative distance in comparison to the atoms in channel impurity region 20 of Woerlee. Neither reference appears to disclose, teach, or suggest taking any steps to reduce or minimize the width of the ion-implanted regions in the transistor channel. As a result, one of ordinary skill in the art might actually be motivated by the cited references not to form a punch stop implant layer through spacers in a substrate that already has LDD and source/drain implant layers therein, a process that one of ordinary skill in the art might reasonably understand to reduce or minimize the width of any such punch stop implant layer.

As a result, the cited references fail to provide any reason, suggestion, or motivation by which a person of ordinary skill in the field of the invention would make the combination of forming a punch stop implant layer through spacers in a substrate that already has LDD and source/drain implant layers therein, as presently claimed. Therefore, this ground of rejection is legally and technically unsustainable, and should be withdrawn.

The Rejection of Claims 1, 6, 8 and 9 under 35 U.S.C. § 103

The rejection of Claims 2, 3, 5, 7 and 8 under 35 U.S.C. § 103(a) as being unpatentable over Woerlee in view of Yu et al. '468 is respectfully traversed.

As discussed above, Woerlee fails to disclose, teach or suggest ion implanting a punch stop layer between second spacers in a recess from which a residual sacrificial layer pattern was

Atty. Docket No. OF03P107/US
Serial No: 10/627,300

removed. As a necessary consequence, Woerlee cannot suggest forming a gate on second spacers that were formed where a residual sacrificial layer pattern was removed. Yu '468 fails to cure the salient deficiencies of Woerlee with regard to the presently claimed invention.

Yu et al. '468 discloses an ultra-low thermal budget process for channel implant by using a reverse process sequence (Abstract, ll. 1-4). The originally deposited polysilicon gate is removed, a nitride film deposition and etch is used to form a nitride spacer, and a self-aligned channel implant is performed. After the channel implantation, anneal and super-retrograded doping, the nitride spacer and the gate oxide are removed for subsequent regrowth of a second gate oxide and a polysilicon deposition to form a second polysilicon gate (Abstract, ll. 4-11).

More specifically, Yu et al. '468 discloses filling the void where the polysilicon gate 24 was etched away with a nitride deposition (col. 3, ll. 30-32, and FIG. 4). The nitride deposition is then etched down to the gate oxide 22 to form nitride gate spacers 32 and 34 (col. 3, ll. 32-34, and FIG. 4). After the nitride gate spacers 32 and 34 are formed, a dopant implantation 36 is made through the gate oxide 22 into the silicon substrate 12 to form a doped area 38 (col. 3, ll. 32-34, and FIG. 4). The nitride gate spacers 32 and 34, and the gate oxide 22 are then removed (col. 3, ll. 42-44, and FIG. 5). After an anneal, the channel dopant will have a super-retrograded doping profile (col. 3, ll. 44-47). A second gate oxide 40 is regrown on the silicon substrate 12, and a second polysilicon gate 42 is deposited on top of the second gate oxide 40 (col. 3, ll. 64-67, and FIG. 6). Finally, chemical-mechanical polishing is used to level the polysilicon gate with the oxide 30 to form the final MOS transistor 44 (col. 3, l. 67, through col. 4, l. 2, and FIG. 6).

Yu et al. '468 is silent with regard to forming a gate on second spacers that were formed where a residual sacrificial layer pattern was removed. As a result, neither reference, either alone or taken in combination, can possibly disclose or suggest this aspect of the presently claimed invention. The mere possibility that the references can be combined is insufficient to demonstrate that the presently claimed invention would have been obvious. *Gentry Gallery, Inc., v. Berkline Corp.*, 134 F.3d 1473; 45 U.S.P.Q.2d 1498 (Fed. Cir. 1998). In this case, the present claims require forming a gate on spacers in a location where a residual sacrificial layer

Atty. Docket No. OF03P107/US
Serial No: 10/627,300

pattern was removed, which neither Woerlee nor Yu et al. '468 provide. Thus, Yu et al. '468 cannot cure the salient deficiencies of Woerlee with regard to the present claims.

Consequently, this ground of rejection is unsustainable, and should be withdrawn.

The Objections to the Specification, the Abstract, and Claim 1

The objections to the specification, the Abstract, and Claim 1 have all been overcome by appropriate amendment.

Conclusions

In view of the above amendments and remarks, all bases for objection and rejection are believed to be overcome, and the application is believed to be in condition for allowance. Early notice to that effect is earnestly requested.

If it is deemed helpful or beneficial to the efficient prosecution of the present application, the Examiner is invited to contact Applicant's undersigned representative by telephone.

Respectfully submitted,



Andrew D. Fortney, Ph.D.
Reg. No. 34,600

7257 N. Maple Avenue, Bldg. D, #107
Fresno, California 93720
(559) 299 - 0128